5

6

7

8

9

10

11

12

1

2

3

4

5

6

7

8

9

10

11

9.

| 3 | linked to one another and having at least one sequence of execution, |
|---|--|
| 4 | comprising the following steps: |

- a. storing in each of said first sequence of modules a skip value indicating a next module in said sequence of modules to execute;
- b. executing a first module of said first sequence of said modules; and
 - executing said next module of said sequence of modules C. indicated by the skip value, wherein each module of said sequence of modules comprises at least one digital signal processing data structure.
 - (Twice amended) A method of controlling execution flow of a first task comprising a sequence of first executable modules in a processing system by storing in each of said first executable modules a skip count, said skip count comprising an integer N which indicates that execution should skip to the N+1th module following execution of a currently executed module in the first sequence of executable modules, a value of N less than zero associated with the currently executed module indicating that execution of the first sequence of modules should terminate after completion of execution of the currently executed module, wherein each module comprises at least one digital signal processing data structure.
- 1 10. (Amended) A method performed by a processor of controlling the 2 flow of execution of a first set of executable modules sequentially 3 associated with one another comprising the following steps:
- 4 a. executing a first module in said first sequence of modules;
- 5 b. determining a skip value associated with said first module; and

04860.P0686C2

6

1

2

3

17.

comprising:

| 6 | | c. | proceeding to execute a subsequent module in said first set of |
|----------|-----|--------|--|
| 7 | | | executable modules indicated by said skip value, wherein each |
| 8 | | | module comprises at least one digital signal processing data |
| 9 | | | structure. |
| 1 | 16. | (Ame | ended) An apparatus for executing a first sequence of modules in |
| 2 | | a firs | t task, said first sequence of modules linked to one another and |
| 3 | | havir | ng at least one sequence of execution, comprising: |
| 4 | | a. | means for storing in each of said first sequence of modules a skip |
| 5 | | | value indicating a next module in said sequence of modules to |
| 6 | | | execute; |
| 7 | • | b. | means for executing a first module of said first sequence of said |
| 8 | | | modules; and |
| 9 | | c. | means for executing said next module of said sequence of |
| 0 | | | modules indicated by the skip value, wherein each module |
| 1 | | | comprises at least one digital signal processing data structure. |
| | | | · |

means for executing a first module in said first sequence of 4 a, 5 modules;

(Amended) An apparatus for controlling the flow of execution of a

first set of executable modules sequentially associated with one another

- 6 b. means for determining a skip value associated with said first 7 module; and
- 8 C, means for proceeding to execute a subsequent module in said 9 first set of executable modules indicated by said skip value,

| 10 | | wherein each module comprises at least one digital signal | | |
|-----|-----|--|--|--|
| 11 | | processing data structure. | | |
| 1. | 18. | (Twice amended) A method of controlling the execution sequence of | | |
| 2 | | a series of modules by a processor, each of said modules associated with | | |
| 3 | | one another, comprising the following steps: | | |
| 4 | | a. executing the first in said series of modules; | | |
| 5 | | b. determining a skip value N stored in said first in said series of | | |
| Ģ | | said modules; | | |
| 7 | | c. if the skip value N stored in said first module is less than zero, | | |
| 8 | | then terminating the execution of said series of modules; | | |
| 9 | | d. else if the skip value N stored in said first module is greater than | | |
| 10 | | or equal to zero then proceeding to a N+1th module in said | | |
| 11 | | series of said modules, wherein each of said modules comprises | | |
| 12 | | at least one digital signal processing data structure. | | |
| 1 | 19. | (Amandad) A mathad in a computer aretam of nonferming - first | | |
| | 15. | (Amended) A method in a computer system of performing a first | | |
| 2 | | sequence of modules in a first task, said first sequence of modules | | |
| 3 | | linked to one another and having at least one sequence of execution, | | |
| 4 | | comprising the following steps: | | |
| · 5 | | a. storing in a first module of said first sequence of modules a skip | | |
| 6 | | value N representing a subsequent module in said first sequence | | |
| 7 | | of modules to execute, said skip value N comprising either: | | |
| 8 | | i. an integer less than zero indicating that said first module | | |
| 9 | | is a last executable module to be executed in said sequence | | |

10

of modules;

| 11 | | ii. an integer greater than or equal to zero indicating that said |
|----|----|---|
| 12 | | process should proceed to said N+1th module subsequent |
| 13 | | to said first module in said first sequence of said modules; |
| 14 | b. | executing the first of said first sequence of said modules; and |
| 15 | c. | executing the subsequent module in said sequence of said |
| 16 | | modules indicated by said skip value, wherein each module of |
| 17 | | said sequence of modules comprises at least one digital signal |
| 18 | | processing data structure. |

04860.P0686C2